Abstract-This paper addresses the influences of device and circuit mismatches on paralleling the silicon carbide (SiC) MOSFETs. Comprehensive theoretical analysis and experimental validation from paralleled discrete devices to paralleled dies in multichip power modules are first presented. Then, the influence of circuit mismatch on paralleling SiC MOSFETs is investigated and experimentally evaluated for the first time. It is found that the mismatch of the switching loop stray inductance can also lead to on-state current unbalance with inductive output current, in addition to the on-state resistance of the device. It further reveals that circuit mismatches and a current coupling among the paralleled dies exist in a SiC MOSFET multichip power module, which is critical for the transient current distribution in the power module. Thus, a power module layout with an auxiliary source connection is developed to reduce such a coupling effect. Finally, simulations and experimental tests are carried out to validate the analysis and effectiveness of the developed layout.
I. INTRODUCTION

S
ILICON carbide (SiC) metal-oxide-semiconductor fieldeffect transistors (MOSFETs) have been undergoing a rapid development in recent years, thanks to its high breakdown voltage, fast switching speed, and good thermal conductivity [1] - [6] . Compared with Silicon (Si) insulated gate bipolar transistors, SiC MOSFETs have no tail current due to their unipolar structure and thus allowing reduced switching losses and higher switching frequency [5] , [7] - [10] . However, the lower current rating of SiC MOSFETs often requires paralleled connection of discrete SiC MOSFETs [11] - [13] or using multichip power module [14] - [22] .
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Digital Object Identifier 10.1109/TPEL.2015.2408054 [24] . Moreover, besides the steady-state current unbalance, the unequal transient current distribution can further result in higher current overshoot in the device, which may be out of the safety operation area (SOA). Consequently, the current capability of the multichip module tends to be derated [25] . There are generally two main causes of current unbalance in paralleled power semiconductor devices, which are the device mismatch and the asymmetrical circuit layout, i.e., the circuit mismatch. Among the device parameters of MOSFETs, the onstate resistance (R on ) and the gate threshold voltage (V th ) have more obvious effect on the current sharing performance in parallel connection. The different R on leads to unequal steady-state current, while the different V th results in unbalanced transient current [26] . Asymmetrical circuit layout will result in unequal parasitic inductances, which are mainly switching loop stray inductance (L d ) and common source stay inductance (L s ).
To address the current unbalance, a number of research works are reported on paralleling SiC MOSFETs [11] - [13] , [27] , [28] . However, only the current unbalance caused by the device mismatch of discrete devices is discussed. The influence of the asymmetrical circuit layout is often overlooked, even though the effects of the circuit parasitic parameters on a single device have been well documented [29] , [30] . In [12] , a current balancing method based on active gate driver is developed for paralleling discrete devices. This scheme requires accurate current information, which is possible for the pulse currents, but it is challenging for the continuous current due to the limits of bandwidth, galvanic isolation, and physical size of current sensors. Furthermore, in a SiC MOSFET multichip module, it is also important to characterize the effect of circuit layout mismatch on the current distribution among the dies. The switching characteristic and thermal performance of SiC MOSFET modules have been discussed in [17] and [20] - [22] . However, the current distribution among the paralleled dies has not been studied yet. This paper, therefore, presents a systematic analysis of the influences of device and circuit mismatches on paralleling SiC MOSFETs. First, the main sources of device mismatches are discussed, with particular attentions to the material property and fabrication process of SiC MOSFETs. Influences of device mismatches are experimentally investigated regarding the device parameter R on and V th . Then, the mathematic analysis and experimental tests on the effects of asymmetrical circuit design with paralleled discrete devices are carried out. It is shown that the mismatch of the switching loop stray inductance may also lead to on-state current unbalance, besides the difference of R on . This is followed by a detailed analysis of the current distribution in a full SiC MOSFET multichip power module. The circuit mismatch of the directed bonded circuit (DBC) layout and a current coupling effect among the paralleled dies are both found for the first time, which are shown to have a significant influence on the transient current distribution among the dies based on the theoretical analysis. A DBC layout with auxiliary source connection is then developed to mitigate such a current coupling effect and is validated through simulations and experimental results.
II. DEVICE MISMATCH
A. Device Mismatch Description
Define Among the device parameters of SiC MOSFETs, the on-state resistance and the threshold voltage are two most critical parameters that affect the current sharing performance in parallel connection. R on determines the on-state current distribution among the devices, whereas V th influences the sharing of transient current. Fig. 1 shows a cross-sectional schematic of a unit cell for the planar SiC MOSFET [31] , which is similar to that of Si MOSFET [32] . Compared to Si MOSFETs, SiC MOSFETs have a lower drift region resistance (R D ), but a higher channel resistance (R CH ), due to its lower carrier mobility [31] and a higher level of the channel defect density, which also contributes to the overall on-resistance. At the low gate-source voltages (V GS < 13 V), R CH dominates the total R on , which has a negative temperature coefficient. Hence, it is always recommended to turn on SiC MOSFETs with V GS higher than 18 V [31] , [33] . Otherwise, paralleling SiC MOSFETs does not have a self-balancing capability and there is a risk of thermal run away.
From semiconductor physics, it is known that the threshold voltage V th of the MOS structure is affected by nonidealities, which can lead to shifts in the threshold voltage during long term of cycling. Such nonidealities can be oxide trap states that contain fixed charges or interface states, which are imperfections at the atomic level at the boundary between the oxide and the SiC [34] . Moreover, the material processes of SiC are not as mature as Si; the manufacturing process and the interface quality remains a material issue [35] , [36] , although this is being addressed by improving material processing, like nitrida- tion of the gate oxide [37] - [40] . As a consequence, slight synthesis variations in the processing may lead to process-related variations in the interface and oxide quality, with a variation in threshold voltage as a result [40] . Therefore, SiC MOSFETs are more likely to operate with V th mismatch, especially after long term of cycling.
B. Device Parameters Test and Hardware Setup
To demonstrate the effect of device mismatch, eight SiC MOSFETs (C2M0160120D) from Cree are tested in the lab. They are denoted as M 1 -M 8 . R on and V th variations of these devices are plotted in Fig. 2 . The procedure of measuring R on variation is summarized as follows. First, the gate-source voltage is kept constant at 20 V. The drain and the source terminals are connected to a power supply, which operates in the current source mode and is adjusted from 0 to 10 A. The MOSFETs are mounted on a heatsink with fan cooling. Then, the drainsource voltage (V DS ) is measured after V DS becomes stable. Even though there is self-heating effect during the testing procedure, the R on variation of the MOSFETs can still be demonstrated under the almost identical testing condition.
The current sharing of paralleling SiC MOSFETs is evaluated with a double pulse test circuit, as shown in Fig. 3(a) . The hardware implementation is shown in Fig. 3(b) . In the simulation and experimental study in this paper, the gate-source voltage bias is 25 and −5 V unless otherwise specified. Since the device mismatch is of the main concern in this test, two SiC MOSFETs are paralleled in a flipped way, as shown in Fig. 3(b) , in order to reduce the influence of circuit mismatch. The MOSFET drain current is measured with a two-stage current measurement method, which includes a ten-turn current transformer at the first 
C. Influences of On-Resistance Mismatch
SiC MOSFETs M 1 and M 7 are used for the study of R on mismatch influence, as they have nearly same V th but different R on ; M 1 has a higher R on than M 7 . As shown in Fig. 5(a) , during turn-on transient, M 1 and M 7 have identical current. After the turn-on, M 1 has lower current than M 7 . M 1 has lower on-state current because of its higher R on , as shown in Fig. 5 
(c).
It is confirmed that the R on mismatch has an impact on onstate current sharing performance but little influence on transient current sharing.
D. Influences of Threshold Voltage Mismatch
M 1 and M 3 are selected for the study of V th mismatch influence, as they have nearly identical R on but different V th ; M 1 has a higher V th than M 3 . The switching transient current sharing with the mismatched V th is given in Fig. 6 . M 3 turns ON faster yet turns OFF slower than M 1 . During turn-on, v GS first reach V th of M 3 , and then M 3 starts to turn ON and i D3 starts rising. When v GS continue increasing and reaches V th of M 1 , M 1 turns ON and i D1 starts rising. However, during turn-off, the process is slightly different. The minimum gatesource voltage maintaining the specific drain current is defined as V p . If the reduced v GS is still larger than V p , the drain current will not fall and the channel resistance of the SiC MOSFET will increases. Only if v GS keeps decreasing to be lower than V p , the SiC MOSFET will start to work in the saturation region, and the drain current will be determined by v GS . v GS first decreases to the point V P 1 , at which M 1 cannot sustain its drain current. i D1 starts to decrease. v GS continues falling to the point V P 3 , at which M 3 can no longer sustain i D3 , and then, i D3 starts decreasing. Since the drain current i D is determined by v GS in the saturation region, as in
V th1 > V th3 , transconductance of these two SiC MOSFET g f s1 = g f s3 and on-state current i D1 = i D3 before turning off, V P 1 > V P 3 . As i D1 first decreases but the load inductor current i L keeps unchanged and the diode is not conducted, M 3 needs to handle more current. Therefore, during turn-off, i D3 first increases small amplitude before it starts decreasing, as shown in Fig. 6 (b).
III. CIRCUIT MISMATCH
A. Circuit Mismatch Description
The difference in switching loop stray inductance (L d ) and common source stray inductance (L s ) are the main causes of current unbalance due to circuit mismatch, as shown in Fig. 3(a) . L d1 and L d2 represent switching loop stray inductances. L s1 and L s2 are the common source stray inductances. C P is the total capacitance of the diode junction capacitor and the parasitic paralleled capacitor of load inductor. C DS1 and C DS2 are junction capacitances of Q 1 and Q 2 , respectively. The switching loop stray inductance includes the equivalent series inductor of the dc-link capacitors and the stray inductance of the power connection, including PCB trace and partial inductance from the package of power devices. The common source stray inductance is mainly from the package of SiC MOSFETs and PCB trace which is both in the gate-source loop and drain-source loop. The mismatch of L d and L s can easily be increased in the case of paralleling more than two SiC MOSFETs, where an ideally symmetric layout is difficult to achieve, especially when a large heat sink is needed.
In the study of circuit mismatch influence, M 1 and M 4 are selected as they have little device parameter mismatch. The L s mismatch is realized by different effective source pin length, as shown in Fig. 3 
B. Influences of Common Source Stray Inductance Mismatch
L s influences the switching characteristics by its negative feedback effect on v GS , which can be explained with (2) and (3) during saturation region in transient switching time. In this condition, SiC MOSFET source current i s is considered identical with drain i D , because gate source current is much smaller
According to (2) and (3), during turn-on transient, SiC MOSFET with larger L s turns on slower and takes less current compared to the one with smaller L s . During turn-off transient, the SiC MOSFET with larger L s turns off slower but has more current.
Figs. 7 and 8 show the L s mismatch influence on the current sharing performance of paralleled SiC MOSFETs. The L s mismatch is adjusted by changing the effective source pin lengths, which are specified as d 1 and d 4 in Fig. 2(b). d 1 and d 4 are the source pin length connected to the power loop, i.e., the distance from the PCB trace to the end of the source pin, which can be readily adjusted by lifting the MOSFET up and down with different distances. With L s mismatch increased, the current unbalance during switching transient also increases. For the SiC MOSFET with larger L s , both the processes of turn-on and turn-off become slower. The current overshoot of the SiC MOSFET with smaller L s increases with the increase of L s mismatch. The current unbalance leads to uneven turn-on and turn-off losses during switching transient.
The current overshoot and switching loss analysis are shown in Fig. 9 for different values of (d 4 − d 1 ) . E on and E off are SiC MOSFET turn-on loss and turn-off losses. It can be seen from Fig. 9(a) that the current overshoot of the SiC MOSFET increases with the increase of L s mismatch. On the other hand, L s mismatch has little effect on the on-state current sharing performance since it affects the current sharing performance through v GS . 
C. Influences of Switching Loop Stray Inductance Mismatch
The capacitor C P shown in Fig. 3(a) could lead to a current overshoot during turn-on transient. L d and C P form a resonant circuit and cause oscillations in a short period after turn-on. The oscillation frequency could be determined as (4) . For the oscillation, R on of SiC MOSFET in series with the equivalent series resistance (ESR) of the dc-link capacitors (R C ) acts as the damping resistor and the damping factor ξ is given by (5)
During turn-off, there is a current charging the drain-source capacitor (C DS ) of SiC MOSFET. In a short period after turnoff, L d and C DS form a resonant circuit, and the oscillation frequency could be determined as (6) . Damping resistor for this oscillation is ESR of dc capacitors and the ESR of diode (R d ). Damping factor ξ is as given in (7).
With the above analysis, L d has an influence on the current in a short period after turn-on and turn-off. SiC MOSFET with larger L d has smaller oscillation frequency and smaller damping factor after turn-on and turn-off. As a result, the SiC MOSFET with larger L d has a larger current overshoot and the current oscillation amplitude after turn-off is also larger.
Besides L d mismatch influences on the transient period current sharing performance, mismatch of L d also has an impact on the on-state current distribution. During on-state, there are cases that the SiC MOSFETs see an inductive load current and i D has a changing slope. During on-state period, the equivalent power circuit is shown as Fig. 10 . The drain current can be described with (8) . In condition of R on1 = R on2 and di D1 /dt = di D2 /dt (determined by load), the current difference of i D1 and i D2 can be determined as (9) , which means different
The experiment of L d mismatch influence is realized by inserting a small inductors in the drain of SiC MOSFET M 1 . The experiment results are shown in Figs. 11 and 12 . With the increase of L d , the current oscillation frequency decreases but the oscillation amplitude increases. With the increases of L d mismatch, on-state current unbalance increases.
Besides the influence on current, L d has a large impact on the drain-source voltage (V DS ) during switching transient. The effect of L d on a single MOSFET V DS has been analyzed in [29] and [30] . The conclusion is that with the larger L d , V DS has larger voltage dip during turn-on and higher voltage overshoot during turn-off, which results a smaller turn-on loss but larger turn-off loss. For the paralleled connection, the experiment results of V DS1 and V DS4 are given in Figs. 13 and 14. V DS overshoot and switching losses analysis with L d mismatch are summarized in Fig. 15 .
IV. CURRENT DISTRIBUTION IN SIC MOSFET MULTICHIP POWER MODULES
A. DBC Layout Mismatch in Multichip Power Modules
To describe the influence of the DBC layout mismatch on the current distribution among the paralleled dies, a SiC MOSFETs multichip power module is considered. Fig. 16 shows the half-bridge SiC power module, which is consisted of eight SiC MOSFETs dies and four of them are in parallel. This power module is made by Danfoss and dedicated for testing the DBC for high-current modules. Fig. 17 shows the layout of the power module with the stray inductance indicated in different colors. The layout of this power module is designed to minimize mismatch of L d for the paralleled four SiC MOSFETs dies, Q 1 , Q 2 , Q 3 , and Q 4 . However, the common source stray inductance L s of each die is significantly different from each other. In Fig. 17, L b is the stray inductance of the source connection bond-wire (blue) for each die. L ss is the stray inductance of the DBC trace (red) from Q 1 to dc negative. L 12 , L 23 , and L 34 are the stray inductances of the DBC trace between Q 1 and Q 2 (yellow), Q 2 and Q 3 (green), and Q 3 and Q 4 (purple), respectively. According to Fig. 17 , the common source stray inductance (L s1 , L s2 , L s3 , and L s4 ) for each SiC MOSFET die can be determined as in (10) . It is clear that all the four paralleled SiC MOSFET dies have different common source stray inductances
(10)
B. Influences of DBC Layout Mismatch and Current Coupling Effect
Besides the mismatch of the common source stray inductance, the paralleled SiC MOSFET dies has current coupling effect between each other, which means that the gate-source voltage of one SiC MOSFET is affected by the slope of the source current of other three SiC MOSFETs ⎡
The modeling of the power module layout is shown in Fig. 18(a) . To describe the current coupling effect, the modeling of an artificial layout is made as shown in Fig. 18(b) , which has identical L s mismatch with Fig. 18 (a) but no current coupling effect. For both two modeling, in saturation region during transient time, the current can be determined as (11) . ΔV LS1 , ΔV LS2 , ΔV LS3 , and ΔV LS4 are the voltage drop of the common source stray inductance L s1 , L s2 , L s3 , and L s4 , respectively.
For the modeling in Fig. 18(a) , ΔV LS1 , ΔV LS2 , ΔV LS3 , and ΔV LS4 are determined as (12) is shown at the bottom of page and the current unbalances between the paralleled dies are as (13) is shown at the bottom of page. On the other hand, for the modeling of Fig. 18(b) without the current coupling effect, ΔV LS1 , ΔV LS2 , ΔV LS3 , and ΔV LS4 are determined as (14) is shown at the bottom of page and the current unbalances among the paralleled dies are as in (15) is shown at the bottom of page.
In (13) and (15), in high-current multichip modules, the current differences slope, e.g., and d(i D3 -i D4 ) /dt, are much smaller than the sum of drain currents slope, e.g.,
Consequently, the bond-wire inductance L b effect in (13) and (15) could be ignored for the current unbalance analysis. During turn-on transient, the MOSFET drain currents increases. According to (13) and (15), for both these two modeling, the MOSFETs drain currents should follow i D1 > i D2 > i D3 > i D4 . During turn-off transient, the MOSFET current decreases. The MOSFETs drain current should follow i D1 < i D2 < i D3 < i D4 . Therefore, in both cases, there are current unbalances during transient switching period. However, compared to that of (15), it is obvious that with the current coupling effect, the current unbalance is larger in (13) . To validate the analysis, simulations of different models in Fig. 18(a) and (b) are made with LTspice. The simulation results can be compared in Fig. 19 . With the current coupling effect, the drain current has a larger current overshoot and the current unbalance is also larger. It is clear that the coupling effect worsens the current sharing performance
C. Improved Layout of SiC MOSFET Power Module
The difference of modeling in Fig. 18(a) and (b) is the current coupling effect among the paralleled dies. However, a layout corresponding to the model of Fig. 18(b) does not exist in the real power modules.
To reduce the current coupling effect and mitigate the transient current unbalance in the SiC MOSFET power module, a slight modification is introduced based on this layout. An auxiliary source bond-wire for the gate driver source path is added. The new layout is shown in Fig. 20(a) . The modeling of the new layout is shown as Fig. 20(b) .
To analyze the modeling in Fig. 20(b) and the current distribution with the auxiliary source bond-wire, it is reasonable to simplify the model to paralleling two SiC MOSFETs, as shown in Fig. 21 . Fig. 21(a) shows the modeling of paralleling two SiC MOSFETs without the auxiliary source bond-wire. Fig. 21(b) shows the modeling of paralleling two SiC MOSFETs with the auxiliary source bond-wire.
The current unbalance of the paralleled SiC MOSFETs in Fig  21(a) and (b) can be described as (16) is shown in the bottom of the previous page and (17) is shown of the bottom of previous page. With (16) and (17), it is clear that the current unbalance of the paralleled two SiC MOSFETs with the auxiliary source is reduced by a factor of (
). In the case of paralleling more than two SiC MOSFETs, the current unbalance can be mitigated even more because the current coupling effect increases with the number of paralleled dies. Meanwhile, the drain current unbalance of the four paralleled MOSFETs is also reduced. To make the comparison fairly, the gate resistance of the simulation of Fig. 24 is increased to make the current rising time (t r ) similarly with that in Fig. 22 . In this case, during turn-on, the drain current unbalance of Q 1 and Q 4 is reduced from 7 to 3.5 A. The current overshoot of Q 1 is reduced from almost 100% to less than 50%. During turn-off, the current delay among the paralleled dies is reduced.
D. Experimental Study
The current measurement of dies in the power module is difficult. To experimentally evaluate the current sharing performance in the power module, a PCB circuit with similar layout of the power module is designed as in Fig. 25(a) . The hardware setup is shown in Fig. 25(b) . Fig. 26 shows the experimental results corresponding to the layout of Fig. 18(a) , which is without the auxiliary source bondwire. The largest current unbalance between paralleled SiC MOSFETs is more than 15 A, while the on-state current is only around 10 A. Q 1 turns ON and turns OFF fastest and takes highest current during turn-on. The current overshoot of Q 1 is larger than 200%, even though the total turn-on current has only around 30% overshoot, which means Q 1 may be working out of SOA although the total module current is operating within SOA of the power module. This phenomenon may easily lead to device failure. Fig. 27 shows the experimental results corresponding to the layout of Fig. 20(b) , which is with the auxiliary source connection. Compared with the experiment results in Fig. 26 , the four paralleled SiC MOSFETs have a better current sharing performance. The largest drain current overshoot is reduced from 22 to 18 A. The current turn-on and turn-off delay between each SiC MOSFET is much smaller, which could mitigate the switching losses unbalance. Moreover, the total current of these four SiC MOSFETs turn ON and turn OFF faster. Compared with Fig. 26 , the total current even has a higher overshoot and more oscillations during turn-on period. That is because the four paralleled SiC MOSFETs have smaller common source inductance, which makes these SiC MOSFETs switch faster. It indicates that a "good" total current performance of the power module cannot prove that the paralleled dies also operate with a "good" current. The paralleled dies in the multichip power module may work in the border or out of the SOA of the SiC MOSFET dies, which affects the reliability of the power module.
With the auxiliary source connection, the current sharing performance is improved. However, the auxiliary source connection is not as good as Kelvin-source connection [42] . In case four SiC MOSFETs are paralleled, Kelvin-source connections for all the paralleled dies could not be achieved. The auxiliary source connection can also take part of the drain current which cannot be avoided in parallel connection. It requires that the auxiliary source bond-wires should be capable of handling power current.
V. CONCLUSION
This paper presents a systematic analysis on the influences of device and circuit mismatches on paralleling SiC MOSFETs. From the experimental study on the effects of device mismatch and asymmetrical circuit design of paralleled discrete devices, it is shown that the mismatch of the switching loop stray inductance may also lead to on-state current unbalance, besides the different on-state resistance of devices. The mismatch of common source stray inductance causes transient current unbalance. Moreover, from the detailed analysis of the current distribution in a full SiC MOSFET multichip power module, the mismatch of common source stray inductance in the DBC layout is investigated. Furthermore, there is a current coupling effect among the paralleled dies, which is found to have a significant influence on the transient current distribution among the dies. Then, a current coupling mitigation method is developed by introducing an auxiliary source connection bond-wire. Simulation and experimental results validate the analysis and the effectiveness of the developed power module layout.
